

General Description

The Sanrise SRT04N037LS is a low voltage power MOSFET, fabricated using advanced split gate trench technology. The resulting device has extremely low on resistance, low gate charge and fast switching time, making it especially suitable for applications which require superior power density.

The SRT04N037LS break down voltage is 40V and it has a high rugged avalanche characteristics. The SRT04N037LS is available in PDFN5*6 and PDFN3.3*3.3 packages.


Features

- Ultra Low
 $R_{DS(ON_TYP)} = 3.25m\Omega, PDFN5*6 @ V_{GS} = 10V.$
 $R_{DS(ON_TYP)} = 3.8m\Omega, PDFN3.3*3.3 @ V_{GS} = 10V.$
- Ultra Low Gate Charge, $Q_g=26nC$ typ.
- Fast switching capability
- Robust design with better EAS performance
- Non-automotive Qualified

Application

- Motor Driver
- E-Tools
- BMS
- Synchronous Rectifier

Ordering Information



Package	Part Number	Marking ID	Packing Type
	Green	Green	
PDFN5*6	SRT04N037LD56TR-GS	SRT04N037LD56GS	Tape & Reel
PDFN3.3*3.3	SRT04N037LD33TR-GS	04N037LD33GS	Tape & Reel

Symbol





Figure 1 Symbol of SRT04N037LS

Package Type



Absolute Maximum Ratings

Parameter		Symbol	Rating		Unit
Drain-Source Voltage		V_{DSS}	40		V
Gate-Source Voltage		V_{GSS}	±20		V
Continuous Drain Current	$T_C=25^{\circ}C$	I_D	PDFN5*6	80	A
			PDFN3.3*3.3	60	
	$T_C=125^{\circ}C$		PDFN5*6	40	
			PDFN3.3*3.3	38	
Pulsed Drain Current (Note 2)	$T_C=25^{\circ}C$	I_{DM}	PDFN5*6	240	A
			PDFN3.3*3.3	180	
Power Dissipation ($T_C = 25^{\circ}C$)		P_D	54		W
Avalanche Destructive Energy, Single Pulse (Note 4)		E_{AS_Limit}	225		mJ
Avalanche Energy, Single Pulse (Note 3)		E_{AS}	36		mJ
Avalanche Energy, Repetitive (Note 2)		E_{AR}	0.1		mJ
Avalanche Current, Repetitive (Note 2)		I_{AR}	20		A
Continuous Diode Forward Current		I_S	80		A
Diode Pulse Current		I_{S_PULSE}	240		A
Operating Junction Temperature		T_J	150		$^{\circ}C$
Storage Temperature		T_{STG}	-55 to 150		$^{\circ}C$
Lead Temperature (Soldering, 10 sec)		T_{LEAD}	260		$^{\circ}C$

Note:

1. Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.
2. Repetitive Rating: Pulse width limited by maximum junction temperature
3. $I_{AS} = 12A$, $V_{DD} = 20V$, $R_G = 25\Omega$, Starting $T_J = 25^{\circ}C$
4. $I_{AS_Limit} = 30A$, $V_{DD} = 20V$, $R_G = 25\Omega$, Starting $T_J = 25^{\circ}C$

Thermal Resistance

Parameter		Symbol	Min	Typ	Max	Unit
Thermal Resistance, Junction-to-Case	PDFN5*6	R_{thJC}			2.3	$^{\circ}C/W$
	PDFN3.3*3.3	R_{thJC}			2.3	
Thermal Resistance, Junction-to-Ambient	PDFN5*6	R_{thJA}			50	
	PDFN3.3*3.3	R_{thJA}			60	

Electrical Characteristics

 T_J = 25 °C, unless otherwise specified.

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit			
Statistic Characteristics									
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250uA	40			V			
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =40V, V _{GS} =0V			1	uA			
Gate-Body Leakage Current	Forward	V _{GS} =20V, V _{DS} =0V			200	nA			
	Reverse				-200				
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} =V _{GS} , I _D =0.25mA	1.2	1.8	2.6	V			
Static Drain-Source On-Resistance	PDFN56	R _{DS(ON)}	V _{GS} =10V, I _D =20A		3.25	3.7	mΩ		
	PDFN33						V _{GS} =10V, I _D =20A	3.80	4.1
Gate Resistance	R _G	f=1MHz, Open Drain		3.0		Ω			
Dynamic Characteristics									
Input Capacitance	C _{ISS}	V _{DS} =20V, V _{GS} =0V, f=1MHz			1.8		nF		
Output Capacitance	C _{OSS}						487	pF	
Reverse Transfer Capacitance	C _{RSS}						31	pF	
Effective output capacitance, energy related ^{NOTE5}	C _{O(er)}	V _{GS} =0V, V _{DS} =0...20V			760		pF		
Effective output capacitance, time related ^{NOTE6}	C _{O(tr)}							936	
Turn-on Delay Time	t _{d(on)}	V _{DD} =20V, I _D =20A R _G =1.6Ω, V _{GS} =10V			13		ns		
Rise Time	t _r							35	
Turn-off Delay Time	t _{d(off)}							40	
Fall Time	t _f							8	
Gate Charge Characteristics									
Gate to Source Charge	Q _{gs}	V _{DD} =20V, I _D =20A V _{GS} =0 to 10V			3.9		nC		
Gate to Drain Charge	Q _{gd}							3.0	
Gate Charge Total	Q _g							26	
Gate Plateau Voltage	V _{plateau}							2.4	V
Gate Charge Total, sync FET	Q _g	V _{DD} =0.1V, V _{GS} =0 to 10V			24.6		nC		
Reverse Diode Characteristics									
Drain-Source Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _{SD} =20A		0.82	1.0	V			
Reverse Recovery Time	t _{rr}	V _R =20V, I _F =20A dI _F /dt=100A/us			46		ns		
Reverse Recovery Charge	Q _{rr}							70	nC
Peak Reverse Recovery Current	I _{rrm}							3.1	A

Note:

- C_{O(er)} is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 20V
- C_{O(tr)} is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 20 V



Sanrise Technology Limited Company

<http://www.sanrise-tech.com>

IMPORTANT NOTICE

Shenzhen Sanrise Technology Co., LTD. reserves the right to make changes without further notice to any products or specifications herein. Shenzhen Sanrise Technology Co., LTD. does not assume any responsibility for use of any its products for any particular purpose, nor does Shenzhen Sanrise Technology Co., LTD. assume any liability arising out of the application or use of any its products or circuits. Shenzhen Sanrise Technology Co., LTD. does not convey any license under its patent rights or other rights nor the rights of others.

Main Site:

- Headquarter

Shenzhen Sanrise Technology Co., LTD.
A1206, Skyworth building, No. 008, gaoxinnan 1st Road,
Gaoxin District, Yuehai street,, Nanshan District, ShenZhen,
P.R.China
Tel: +86-755-22953335
Fax: +86-755-22916878

- Shanghai Office

Sanrise Technology Limited Company
Rm.401, Building B, No. 666, Zhangheng Road,
Zhangjiang Hi-Tech Park, Shanghai, P.R.China
Tel: +86-21-68825918